



O I P E
MAY 19 2003
PATENT & TRADEMARK

2814

Applicant(s)	James D. Beasom	TRANSMITTAL FORM UNDER 37 CFR 1.8 (LARGE ENTITY)
Serial No.	09/990,330	
Filing Date	November 21, 2001	
Group Art Unit	2814	
Examiner Name	Howard Weiss	
Confirmation No.	6841	
Attorney Docket No.	125.009US01	
Title: A LATERAL MOSFET STRUCTURE OF AN INTEGRATED CIRCUIT HAVING SEPARATED DEVICE REGIONS		


Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Enclosures					
The following documents are enclosed: <input checked="" type="checkbox"/> Supplemental Information Disclosure Statement (2 pgs.); Form 1449 (1 pg.); copy of International Search Report, and copies of 5 documents. <input checked="" type="checkbox"/> A return postcard. Please charge any additional fees or credit any overpayments to Deposit Account No. 502432. CUSTOMER NO. 34206					
Submitted By					
Name	Scott V. Lundberg	Reg. No.	41,958	Telephone	(612) 332-4720
Signature				Date	May 16, 2003
Attorneys for Applicant Fogg & Associates, LLC P.O. Box 581339 Minneapolis, MN 55458-1339 T: 612-332-4720 F: 612-677-3553					
Certificate of Mailing					
I certify that this correspondence, and the documents identified above, are being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on May 16, 2003.					
Name	Elizabeth A. Bauer	Signature			

TECHNOLOGY CENTER 280

MAY 21 2003

RECEIVED



Applicant(s)	James D. Beasom	SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT
Serial No.	09/990,330	
Filing Date	November 21, 2001	
Group Art Unit	2814	
Examiner	Howard Weiss	
Attorney Docket No.	125.009US01	
Title: A LATERAL MOSFET STRUCTURE OF AN INTEGRATED CIRCUIT HAVING SEPARATED DEVICE REGIONS		

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

In compliance with 37 C.F.R. §§ 1.56 and 1.97, *et seq.*, the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified Application. Applicant respectfully requests that this Supplemental Information Disclosure Statement be entered and the references listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to MPEP 609, Applicant further requests that the Examiner initial next to each reference on the Form 1449 to indicate that the listed references have been considered. Applicant further requests that a copy of the initialed Form 1449 be returned with the next official communication.

The enclosed references were recently cited in a communication in a counterpart foreign application. A copy of the International Search Report is enclosed herewith.

The Examiner is invited to contact the Applicant's Representative at the below-listed telephone number if there are any questions regarding this communication.

CERTIFICATION UNDER 37 CFR 1.97(e)(1)

The undersigned attorney hereby certifies that each item of information contained in this Supplemental Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application as indicated above, not

RECEIVED
MAY 21 2003
TECHNICAL CENTER 2800

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

PAGE 2

Serial No. 09/990,330

Attorney Docket No. 125.009US01


Title: LATERAL MOSFET STRUCTURE OF AN INTEGRATED CIRCUIT HAVING SEPARATED
DEVICE REGIONS

more than three months prior to the mailing date of this Supplemental Information
Disclosure Statement.

If the Examiner has any questions or concerns regarding this application, please
contact the undersigned at the number listed below.

Respectfully submitted,

Date: 5-16-03



Scott V. Lundberg
Reg. No. 41,958

Attorneys for Applicant
Fogg and Associates, LLC
P.O. Box 581339
Minneapolis, MN 55458-1339
T: 612-332-4720
F: 612-677-3553

Applicant(s)	James D. Beasom	INFORMATION DISCLOSURE STATEMENT FORM PTO-1449
Serial No.	09/990,330	
Filing Date	November 21, 2001	
Group Art Unit	2814	
Examiner Name	Howard Weiss	
Attorney Docket No.	125.009US01	
Title: A LATERAL MOSFET STRUCTURE OF AN INTEGRATED CIRCUIT HAVING SEPARATED DEVICE REGIONS		
Sheet 1 of 1		

U.S. Patent References				
Examiner Initials	Patent No.	Issue Date	Name	Filing Date
	5,264,719	11/23/93	Beasom	05/24/91
	5,482,888	01/09/96	Hsu et al.	08/12/94
	5,918,137	06/29/99	Ng et al.	04/27/98

Foreign Patent References					
Examiner Initials	Foreign Patent		Name	Publication Date	T
	Country	No.			
	EP	0309828		04/05/89	
	GB	2215515		09/20/89	

Other References	
Examiner Initials	Author, Title, Date, Pages, etc.
	NONE

RECEIVED
 MAY 21 2003
 TECHNOLOGY CENTER 2800

Examiner Signature		Date Considered	
*Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.			